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Abstract. This paper presents a new approach to analyze the 
convergence of residue probability density function (pdf) in pipe-
lined ADCs. Compared to the previous approaches, in the pro-
posed approach, in addition to the analysis of residue pdfs for 
different input densities, the analysis of the sub-ADC comparator 
offsets impact on output pdf is possible. Using Fourier analysis, it 
will be shown that the residue density converges to uniformity. In 
the half-bit redundant structure, residue pdf concentrates in the 
center half of the stage full-scale range and 6 dB of extra resolu-
tion can be gained. Also, the share of each stage in this resolution 
improvement is investigated. Examining the sub-ADC threshold 
offsets impact on residue pdfs, it is observed that with respect to 
the impact on converter additional resolution, the final stages 
offset errors are more significant than the first stages offsets. 
Keywords 
Comparator offset error, half-bit redundancy, 
pipelined ADC, power spectral density (PSD), 
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1. Introduction 
Multistage analog to digital converters (ADCs) such 
as pipelined, algorithmic (cyclic), and successive approxi-
mation register (SAR), are widely used in medium to high 
resolution and bandwidth applications. In these architec-
tures, the analog to digital conversion is performed by 
using one or several successive simple stages in a way that 
makes it possible to compromise between speed, power 
consumption, resolution, and circuit area [1–5]. 
One of very important issues in analog to digital con-
verters is the quantization noise theory, in which the re-
quired and sufficient conditions of the uniformity of the 
noise distribution have been described using quantizing 
theorems. Quantizing theorems, similar to the sampling 
theorem but based on the sampling of the probability den-
sity function (pdf), clarify the required conditions of signal 
characteristic function in details [6], [7]. Based on this 
theory, the output quantization noise of a uniform quantizer 
is almost white with uniform distribution [6], [7]. In [8], 
the required and sufficient conditions for having uniform 
and white output quantization noise are expressed. 
Redundant pipelined ADC is a non uniform quantizer. 
Few studies have been carried out on the analysis of quan-
tization noise specified for this converter. In [9], it has been 
shown that with the passage of signal from different stages 
in full-bit and half-bit redundant pipelined converter, the 
residue density converges to uniformity. In a full-bit pipe-
lined structure it also has been shown that the residue joint 
probability density function at different times converges to 
uniformity. This indicates that residue signals become 
asymptotically independent in full-bit pipelined ADC. 
Though that study has been presented for any input signal 
pdf, it cannot be extended to the nonideal stages [9].  
In [10] assuming an input with uniform density and 
analysis of stages residue pdfs, it has been shown that due 
to the residue density being centered in the middle half of 
the last stage full-scale range, one bit of extra resolution in 
a half-bit redundant structure can be achieved. An analysis 
of sub-ADC offset errors has also been performed and the 
tolerant threshold region in order to obtain the maximum 
extra resolution has been presented. This is the advantage 
of this method but its drawback is considering uniform 
input pdf, a condition that is not always guaranteed in 
realities; thus, its results are dependent on such condition. 
In this paper, a new approach to analysis of the resi-
due signal pdf in different stages of full-bit and half-bit 
redundant pipelined ADCs is proposed. In this approach, in 
addition to the analysis of the residual densities for each 
input with an arbitrary pdf, it is possible to extract the sta-
tistical properties of the quantization noise such as uni-
formity and independence from the input and each other, at 
different times. It also makes it possible to examine the 
impact of sub-ADC offset errors on the residual densities. 
This has been performed by analyzing the residue signal 
pdf and mapping input to output pdf stage by stage. To this 
end, the fundamental theorem for function of a random 
variable [11] was exploited and the propagation of the 
residual pdf in successive stages with full-bit and half-bit 
redundant architectures is shown. By extending the output 
pdf into a periodic signal and using Fourier domain analy-
sis, it will be shown than residue pdf converges to a uni-
form distribution. It will be illustrated that in pipelined 
ADC with half-bit redundant structure, 6 dB extra resolu-
tion can be achieved that the share of each stage in such re- 
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Fig. 1. Pipelined ADC architecture. 
solution improvement will be shown. It is also observed 
that the offset of sub-ADC threshold voltage may cause 
quantization leakage in the converter stage, where if it is 
not compensated, the converter resolution improvement 
will be less than 6 dB. Therefore, an allowable offset range 
of sub-ADC comparator in various stages is determined in 
a way that no leakage is formed in converter resolution. 
This paper is organized as follows. In Sec. 2, the fun-
damental theorem for function of a random variable is 
introduced. Section 3 investigates the residue densities 
convergence in the full-bit pipelined ADC. Section 4 de-
scribes the residue pdf propagation in the half-bit redundant 
structure and the share of each stage in ADC resolution 
improvement. In Sec. 5, the comparator offset impact on 
residue pdf in the half-bit redundant stages and in Sec. 6, 
a comparison of the proposed approach with previous 
studies is presented. A brief conclusion is drawn in Sec. 7. 
2. Function of a Random Variable 
The architecture of a pipelined converter is shown in 
Fig. 1. This ADC consists of an input sample-and-hold 
amplifier (SHA) and a number N of pipelined stages. All 
signals are normalized to Vref so the ADC dynamic range is 
[–1, 1]. In the ith stage, the flash sub-ADC generates an Mi-
level digital estimation Di of the stage input xi by compar-
ing it to (Mi -1) threshold levels. Using a sub-DAC, this 
digital word is then converted to an analog signal and is 
subtracted from the stage input xi. This difference is ampli-
fied with an interstage gain Gi to produce a residue signal yi 
which is used as the input xi+1 of the next stage. 
One important property of the pipelined ADC is con-
verting analog to digital by the aid of a series successive 
simple stages. This property makes it possible to analyze 
quantization noise of the converter stage by stage. Since 
successive stages are similar, analyzing and extracting the 
converter residue characteristics are easier than those of 
other ADC types. This is done by mapping each stage input 
pdf to its output pdf and using this feature for easier analy-
sis of the noise distribution convergence to the uniform 
distribution. 
Similarly, one of the important issues in probability, 
random variables and stochastic processes, is finding the 
distribution of a function of a random variable. This can be 
performed by using the fundamental theorem for function 
of a random variable. Assuming that x is a random variable 
with the probability density function fx(x), if this random 
variable is passed through a system with characteristic 
y = g(x), the output pdf can be obtained by [11]: 
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where xi (i = 1,2,…) are real roots of y = g(x) for any y. 
3. Residue pdf Propagation in Ideal 
Nonredundant Stages 
The input-output characteristic of each stage in ideal 
1-bit/stage pipelined ADC stage is  
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Using (1) for the input pdf fx(x), the pipeline Nth stage 
output pdf is obtained as follows [12]: 
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where M =2N. It can be observed that firstly, input pdf is 
stretched by M and then output pdf is obtained by averag-
ing M copies of this stretched density function. 
Since fx(x) and fyN(y) are nonzero only over [–1, +1], 
they can be extended into periodic signals f̃x(x) and f̃yN(y) 
with period 2 and Fourier series coefficients ak and bk re-
spectively. The Fourier series representation of these peri-
odic signals can be written as 
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By substituting (3) in (5), bk can be calculated as 
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As regards  exp(–jπk(2m + 1 – M) = (–1)k  
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Fig. 2. The stages residue pdfs of a 1-bit/stage pipelined 
converter: (a) the uniform input pdf, (b) the triangular 
input pdf, (c) the truncated Gaussian input pdf with 
ߤ	ൌ	0 and σ = 0.25.  
Comparing (4) and (7) reveals that 
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k
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It can be observed that kth Fourier coefficient of f̃yN(y) is 
equal to (Mk)th harmonic of f̃x(x). Hence, the last stage 
residue pdf retains only the Fourier series coefficients 
which are integer multiples of M. So, after propagating 
through a sufficient number of stages, only the DC compo-
nent 
   1100 21)(21 dxxfab x  (9) 
is preserved and subsequent harmonics are weeded out. It is 
clear that with increasing the total number of bits of the 
ADC (N), the last stage residue pdf converges to the 
uniform distribution: 
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The stages residue pdfs of a 1-bit/stage pipelined 
ADC for different input densities are shown in Fig. 2. It 
can be seen that for the uniform and triangular input pdfs, 
the residue pdfs of the all subsequent stages are uniform. 
For the truncated Gaussian input, passing the signal through 
 
Fig. 3.  The stages residue pdfs of an 11-bits pipelined con-
verter for a truncated zero mean Gaussian input with 
σ = 0.01. 
through each stage, the standard deviation of its elements 
will be increased as shown in Fig. 2(c), where the residue 
pdf converges to a uniform distribution. 
To illustrate the results, an 11-bits ideal pipelined 
converter including 10×1-bit/stage with 1-bit backend flash 
was simulated. The residual pdfs of the different stages for 
a truncated zero mean Gaussian input with σ = 0.01 are 
shown in Fig. 3. As it is expected, after many stages, resi-
due probability density function converges to the uniform 
distribution over [–1, +1]. 
4. Residue pdf Propagation in Ideal 
Half-bit Redundant Stages 
For an ideal 1.5-bit/stage pipelined ADC, the stage 
input-output characteristic is as following expression: 
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Using (1) for the input pdf fx(x), the pipeline Nth stage 
output pdf is obtained as follows [12]: 
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It can be observed that by increasing N, the output pdf 
concentration in center half of the stage full-scale range is 
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increased and out of this range exponentially converges to 
zero. Since after a sufficient number of stages, fyN(y) is 
fully concentrated over [–1/2, 1/2], by repeating the middle 
half of the last stage full-scale range it can be extended into 
a periodic signal f̂yN(y) with period 1 and  Fourier series 
coefficients ck  
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By substituting (12) in (13), ck can be calculated as 
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where M = 2N. As regards  exp(–j2πmk) = 1 
 dxexfc Mkxjxk
M
M
21
1
2
1
2
1
)( 

 . (15) 
Comparing (4) and (15) reveals that with increasing the 
total number of bits of the converter (N), ck converges to 
2a2Mk  
 Mkk ac 22 . (16) 
It means that the last stage residue pdf retains only the 
Fourier series coefficients which are integer multiples of 
2M. So, after propagating through a sufficient number of 
stages, only the DC component 
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is preserved and subsequent harmonics are weeded out. 
Therefore, for many stages, final pdf 
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is distributed uniformly over [–1/2, 1/2]. It is clear that by 
halving the quantization noise amplitude, the power of out-
put noise will be 1/4 of the pipelined ADC with the nonre-
dundant stages. The result indicates that the 1.5-bit/stage 
pipelined ADC structure makes it possible to achieve 6 dB 
of extra resolution. Similar results relating to residue pdf 
analysis of 1.5-bit/stage pipelined ADC are obtained in [9] 
and [10]. 
Another noteworthy point is that quantization noise 
distribution converges to uniformity for any input pdf. This 
indicates that the converter quantization noise and input 
signal are independent. On the other hand, in the calibra-
tion of pipelined converter by using a pseudo-random se-
quence, it is assumed that dither and the converter quanti-
zation noise are uncorrelated [13–15]. Since the quantiza-
tion noise pdf, regardless of using or not using of dither, 
always converges to the uniform pdf, quantization noise 
and dither are independent of each other and are uncorre-
lated. 
 
(a) 
 
(b) 
Fig. 4. The stages residue pdfs of a 1.5-bit/stage pipelined 
ADC for: (a) the uniform input pdf  (b) the truncated 
Gaussian input pdf with μ = 0 and σ =1/2. 
The stages residue pdfs of a 1.5-bit/stage pipelined 
ADC for different input densities are shown in Fig. 4. It 
can be seen that residue pdf converges to the uniform dis-
tribution over [–1/2, 1/2]. So, an important benefit of half-
bit redundant converters is the obtaining 6 dB extra resolu-
tion, where the share of each stage in this improvement can 
be determined by calculating the output quantization noise 
power. 
The output quantization noise power of each stage is 
  qqq dfP  )(2  (19) 
where q and f(q) denote the stage output quantization 
noise and its pdf, respectively. If PR and P denote the out-
put quantization noise power of each stage in half-bit 
redundant and nonredundant pipelined converters, respecti-
vely, the SQNR improvement of the half-bit redundant 
structure (SQNRR) after each stage, is 
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For uniform and triangular input pdfs, the SQNR improve-
ment of the half-bit redundant structure after passing dif-
ferent stages is shown in Tab. 1. 
To illustrate the results, a simulation was performed 
for an 11-bits ideal pipelined converter including 10×1.5-bit 
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Stage Uniform Input pdf Triangular Input pdf 
1 2.04 5.06 
2 3.59 5.76 
3 4.64 5.95 
4 5.27 6.00 
5 5.63 6.02 
6 5.82 6.02 
7 5.92 6.02 
8 5.97 6.02 
9 6.00 6.02 
10 6.01 6.02 
Tab. 1. The SQNR improvement in the 1.5-bit/stage pipelined 
converter [12]. 
stages with 1-bit backend flash. The residual distributions 
of the different stages for a triangular input pdf are shown 
in Fig. 5. It can be observed that residue pdf converges to 
the uniform distribution over [–1/2, 1/2]. So, 6 dB resolu-
tion improvement is achieved in 1.5-bit/stage structure. 
By simulating an ideal 11-bit flash ADC, output 
power spectral densities (PSDs) of these two converters for 
a full-scale sinusoidal input are shown in Fig. 6. Compar-
ing their SQNRs and ENOBs shows that the half-bit redun-
dant pipelined ADC has higher resolution. 
5. Offset Analysis in Residue pdf 
Propagation 
It would be of interest to extend the proposed analysis 
to nonideal stages. Taking into account that the main 
reason of using redundancy in pipelined converters is the 
nonidealities impact, especially of sub-ADC offset errors 
[16–18], the offset impact on the residue pdf is studied. 
Assuming that the 1.5-bit pipelined ADC stage has 
an offset of δ in +1/4 threshold level, (11) can be written as 
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Using (1), the pipeline first stage output pdf is [12] 
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Fig. 5. The stages residue pdfs of an 11-bits ideal pipelined 
converter including 10×1.5-bit/stage and 1-bit backend 
for a triangular input pdf. 
 
Fig. 6. Output PSD of: (a) 11-bits pipelined converter 
including 10×1.5-bit/stage with 1-bit backend flash, 
(b) 11-bits flash converter. 
Comparing (22) and (12), we observe the quantization 
leakage beyond ±1/2 which decreases the overall 6 dB 
resolution improvement. Two successive 1.5-bit stages of a 
pipelined converter with the comparator threshold offsets 
of δk and δk + 1 are assumed. If the first stage offset (δk) is 
less than 1/8, then for each value of δk + 1, δk will not affect 
the second stage output density. Therefore, offsets impact 
of less than 1/8 is fully canceled out by the latter stages. 
Similarly, the impact of less than 3/16 offsets can be re-
moved by two offset-free stages or one stage with less than 
1/8 offset followed by one offset-free stage. The offsets 
less than 7/32 are eliminated by three offset-free stages and 
less than (2N– 1)/(2N + 2) offsets are fully canceled by N 
offset-free stages such that achieving 6 dB of extra resolu-
tion is possible. So, in a pipelined ADC with N successive 
1.5-bit stages in which (N – 1) first stages offsets are less 
than 1/8, 3/16, …, (2k– 1)/(2k + 2),…, and  (2N–1– 1)/(2N + 1) 
respectively, and its Nth stage offset in threshold level of 
+1/4 is δN, the output residue pdf is [12] 
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Thus, only the offset impact of Nth stage appears in the 
output pdf and the previous stage offsets impact is can-
celed. According to (23), after many stages, the residue pdf 
concentrates over [–1/2, 1/2 + 2δN] 
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 (24) 
Comparing (18) and (24) shows the quantization leakage 
and decreasing the resolution improvement compared with 
the ideal converter. Using (20), the converter SQNR im-
provement is obtained as follows: 
 



 124
4log10 210
N
RSQNR 
dB.  (25) 
Based on the above explanation, considering the off-
sets in both ±1/4 threshold levels, we can see that in a con-
verter with N successive 1.5-bit stages in which (N – 1) 
first stages offsets are less than 1/8, 3/16,…,  
(2k– 1)/(2k + 2),…, and (2N–1– 1)/(2N + 1) respectively, the 
offsets impacts of the stages before the last stage on the 
output residue density is eliminated and only the last stage 
offset impact can be seen in the output pdf. Since offsets in 
each stage of the multi-stage converter will differently 
affect the stages residue probability density functions, 
simulation can better reveal different offsets impacts. 
To clarify the issue, simulations were performed for 
three 11-bits pipelined ADCs including 10×1.5-bit stages 
and an ideal 1-bit backend flash. The comparator threshold 
offsets of 9 first 1.5-bit stages are less than (2k– 1)/(2k + 2), 
(k = 1,2,…,9)  and  the offset of the tenth 1.5-bit stage was 
 
(a) 
 
(b) 
 
(c) 
Fig. 7. Output PSD of an 11-bits pipelined ADC in which the 
comparator threshold offsets of 9 first 1.5-bit stages 
are less than (2k– 1)/(2k + 2), (k = 1,2,…,9) and the off-
set of the tenth 1.5-bit stage was set to: (a) 0, (b) 1/8,  
(c) 1/4. 
set to 0, 1/8 and 1/4, respectively. The output PSD of these 
ADCs for a full-scale sinusoidal input are shown in Fig. 7. 
It is observed that the ENOB of the converter with the 
offset-free tenth 1.5-bit stage is equal to the ideal converter 
of Fig. 6(a). Also, Figs. 7(b) and (c) show that converter 
noise floor rises with increasing the tenth stage offset 
which decrease the overall 6 dB resolution improvement. 
The different stages residue pdfs of the converter of 
Fig. 7(a) for a triangular input density is shown in Fig. 8. 
As it is expected, the impact of the threshold offsets of the 
first 1.5-bit stages in final residue pdf is eliminated. 
In the calibration and correction of the error caused by 
the nonidealities in pipelined ADC, more importance is 
given to the first stages [19–21]. It was shown that in re-
spect with the extent of the impact on the converter extra 
resolution, the offset errors of the final stages are more 
significant than those of the first stages. Therefore, more 
care should be taken of the offsets of the final stages in 
designing the converter. 
6. Comparison with Previous Studies 
A comparison of the proposed approach with previous 
studies is summarized in Tab. 2. In this approach in addi-
tion to the analysis of the residual densities for each arbi-
trary input pdf, it is possible to extract the statistical prop-
erties of the converter quantization noise such as uniformity 
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Fig. 8. The stages residue pdfs of an 11-bits pipelined ADC 
including 10×1.5-bit stages and a 1-bit backend with 
comparator offsets of Fig. 8 and zero offset in the tenth 
stage for triangular input pdf. 
 
 Ref [9] Ref [10] This approach 
Full-bit Structure  _ 
Half-bit Redundant Structure   
Arbitrary Input pdf  _  
Joint pdf Analysis in Full-bit 
Structure  _  
Joint pdf Analysis in Half-bit 
Redundant Structure _ _  
Sub-ADC Comparator Offset 
Errors _   
Tab. 2. The performance summary and comparison. 
and independence from the input. It also makes it possible 
to examine the impact of sub-ADC comparator offset errors 
on the residues probability density function. 
The proposed analysis approach can be extended to 
the joint pdf of output residues in the full-bit and half-bit 
redundant structures at different times. It can be shown that 
with increasing the number of converter bits, residues joint 
pdf converges to uniformity. This fact shows the statistical 
independency of the different stages residue in pipelined 
ADC for the very high number of bits. For this reason in 
[22] half-bit redundant pipelined ADC has shown a good 
performance in random number generation. 
7. Conclusion 
A new approach to analyze the stages residue pdfs in 
pipelined converter has been presented. This work was 
performed based on the fundamental theorem for function 
of a random variable to map stage input pdf to its output 
density. It was shown that residue pdf converges to 
uniformity. For the stages with half-bit redundancy, this 
uniformity is accompanied with an extra bit of resolution. 
Also, the minimum number of stages required to achieve 
a given value of resolution improvement were studied. 
Examining the allowable comparator offsets in different 
stages, it was observed that with decreasing the offset 
errors in final stages, offset errors impact of the first stages 
on the final residue pdf and the total converter resolution 
can be eliminated. 
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